

Module 1

Chapter 1 : Number Systems 1-1 to 1-36

Syllabus : Number formats : Binary, Signed binary, Octal, Hexadecimal, BCD and their basic math operations (addition and subtraction).

<p>1.1 Number Systems 1-2</p> <p> 1.1.1 Important Definitions Related to All Numbering Systems 1-2</p> <p> 1.1.2 Various Numbering Systems 1-2</p> <p>1.2 The Decimal Number System 1-2</p> <p> 1.2.1 Characteristics of a Decimal System 1-3</p> <p>1.3 The Binary Number System 1-3</p> <p> 1.3.1 Binary Number Formats 1-3</p> <p> 1.3.2 Advantages of Binary System 1-4</p> <p> 1.3.3 Disadvantages of the Binary System 1-4</p> <p>1.4 Octal Number System 1-4</p> <p> 1.4.1 Applications of Octal System 1-5</p> <p>1.5 Hexadecimal Number System 1-5</p> <p>1.6 Counting in a General Radix (Base) r 1-6</p> <p>1.7 Binary Coded Decimal (BCD) Code 1-6</p> <p> 1.7.1 Comparison with Binary 1-7</p> <p> 1.7.2 Advantages of BCD Codes 1-7</p> <p> 1.7.3 Disadvantages 1-8</p> <p>1.8 Conversion of Number Systems 1-8</p> <p>1.9 Conversions Related to Decimal System 1-8</p> <p> 1.9.1 Conversion from any Radix r to Decimal 1-8</p> <p> 1.9.2 Conversion from Decimal to Other Systems 1-9</p> <p> 1.9.2.1 Successive Division for Integer Part Conversion 1-9</p> <p> 1.9.2.2 Successive Multiplication for Fractional Part Conversion 1-10</p>	<p> 1.9.2.3 Conversion of Mixed Decimal Number to Any Other Radix 1-11</p> <p>1.10 Conversion from Binary to Other Systems 1-12</p> <p> 1.10.1 Conversion from Binary to Decimal 1-12</p> <p> 1.10.2 Binary to Octal Conversion 1-12</p> <p> 1.10.3 Binary to Hex Conversion 1-12</p> <p>1.11 Conversion from Other Systems to Binary System 1-13</p> <p> 1.11.1 Conversion from Decimal to Binary 1-13</p> <p> 1.11.2 Octal to Binary Conversion 1-13</p> <p> 1.11.3 Hex to Binary Conversion 1-13</p> <p>1.12 Conversion from Octal to Other Systems 1-13</p> <p> 1.12.1 Octal to Hex Conversion 1-13</p> <p> 1.12.2 Conversion from Other Systems to Octal 1-13</p> <p>1.13 Conversions Related to Hexadecimal System 1-14</p> <p> 1.13.1 Other Systems to Hex 1-14</p> <p> 1.13.2 Hex to Other Systems 1-15</p> <p> 1.13.3 Solved University Examples on Number Systems 1-15</p> <p>1.14 Unsigned Binary Numbers 1-18</p> <p> 1.14.1 Important Features of Unsigned Numbers 1-18</p> <p> 1.14.2 Unsigned Binary Arithmetic 1-19</p> <p>1.15 Sign-Magnitude Numbers 1-19</p> <p> 1.15.1 Range of Sign-Magnitude Numbers 1-19</p> <p>1.16 Binary Addition 1-19</p> <p> 1.16.1 Rules of Binary Addition 1-20</p> <p> 1.16.2 Addition of Large Binary Numbers 1-20</p> <p>1.17 Binary Subtraction 1-20</p> <p> 1.17.1 Subtraction and Borrow 1-21</p> <p> 1.17.2 Subtraction of Larger Binary Numbers ... 1-21</p> <p>1.18 1's Complement of a Binary Number 1-22</p>
--	--



1.19	2's Complement	1-22	2.15	Sources of Digital Signal	2-2
1.20	Binary Subtraction using 1's and 2's Complements	1-22	2.16	Advantages of Digital Signals	2-2
1.20.1	Subtraction using 1's Complement	1-22	2.17	Comparison of Digital and Analog Signals	2-3
1.20.2	Binary Subtraction using 2's Complement Method	1-23	2.2	System or Circuit	2-3
1.21	Octal Arithmetic	1-27	2.2.1	Analog Systems	2-3
1.21.1	Octal Addition	1-27	2.2.2	Digital Systems	2-3
1.21.2	Subtraction of Octal Numbers	1-28	2.3	Introduction to Boolean Algebra	2-4
1.21.3	Method 1 : Direct Subtraction of Octal Numbers	1-28	2.3.1	Basic Logical Operations	2-4
1.22	Hexadecimal Arithmetic	1-29	2.3.2	NOT Operator (Inversion)	2-4
1.22.1	Hex Addition	1-29	2.3.3	AND Operator	2-4
1.22.2	Hex Subtraction	1-30	2.3.4	OR Operator	2-4
1.22.3	Method 1 : Direct Subtraction	1-30	2.3.5	Logic Gates	2-4
1.23	BCD Arithmetic	1-30	2.3.6	Gates, Symbols and Boolean Expression	2-5
1.23.1	BCD Addition	1-30	2.4	Basic Definitions of Boolean Algebra	2-5
1.23.2	BCD Subtraction	1-32	2.4.1	Postulates	2-5
1.24	Gray Code	1-34	2.5	Axiomatic Definition of Boolean Algebra	2-6
1.24.1	Gray-to-Binary Conversion	1-35	2.5.1	Boolean Postulates and Laws	2-7
1.24.2	Binary to Gray Conversion	1-35	2.5.2	Differences between Boolean and Ordinary Algebra	2-7
	• Review Questions.....	1-36	2.6	Two Valued Boolean Algebra	2-8
Module 1			2.7	Basic Theorems and Properties of Boolean Algebra	2-9
Chapter 2 : Logic Gates and Boolean Algebra			2.7.1	Duality	2-9
2-1 to 2-30			2.7.2	Basic Theorems	2-9
Syllabus : Logic gates : Digital signals, Digital circuits, AND, OR, NOT, NAND, NOR and Exclusive-OR operations, Boolean algebra.			2.7.3	De-Morgan's Theorems	2-10
2.1	Introduction	2-2	2.8	Boolean Expression and Boolean Function	2-11
2.1.1	Signals	2-2	2.8.1	Truth Table Formation	2-11
2.1.2	Types of Signals	2-2	2.8.2	Examples on Reducing the Boolean Expression	2-12
2.1.3	Analog Signals	2-2	2.8.3	Complement of a Function	2-17
2.1.4	Digital Signals	2-2	2.9	Logic Gates	2-18



2.9.1	Classification of Logic Gates	2-18	3.2.1	Classification Based on Devices Used	3-2
2.10	NOT Gate or Inverter	2-18	3.3	Characteristics of Digital ICs	3-3
2.11	AND Gate	2-18	3.3.1	Voltage and Current Parameters	3-3
2.11.1	Multiple Input AND Gates	2-19	3.3.2	Fan-in and Fan-out	3-4
2.12	The OR Gate	2-19	3.3.3	Noise Margin	3-4
2.12.1	Multiple Input OR Gate	2-19	3.3.4	Propagation Delay	3-5
2.13	Special Type of Gates or Derived Gates	2-20	3.3.5	Power Dissipation	3-6
2.13.1	The EX-OR Gate	2-20	3.3.6	Operating Temperature	3-6
2.13.2	Multiple Input EX-OR Gate	2-20	3.3.7	Figure of Merit (Speed Power Product (SPP))	3-6
2.13.3	The EX-NOR Gate	2-20	3.3.8	Invalid Voltage Levels	3-6
2.13.4	Multiple Input EX-NOR Gate	2-21	3.3.9	Current Sourcing and Current Sinking	3-7
2.13.5	Realization of Switching Functions	2-21	3.4	Transistor-Transistor Logic (TTL)	3-7
2.13.6	To Draw a Logic Circuit from Boolean Equation	2-21	3.4.1	The Multiple Emitter Transistor	3-7
2.13.7	To Write a Boolean Expression for a Logic Circuit	2-23	3.4.2	Two Input TTL-NAND Gate (Totem-pole Output)	3-8
2.14	Universal Gates	2-24	3.4.3	Totem-pole (Active Pull up) Output Stage	3-9
2.14.1	The NAND Gate	2-24	3.4.4	Unconnected Inputs	3-10
2.14.2	Multiple Input NAND Gate	2-25	3.4.5	Clamping Diodes	3-11
2.14.3	Universality of NAND Gate	2-25	3.5	Tristate (Three state) TTL Devices	3-11
2.14.4	The NOR Gate	2-26	3.5.1	Advantages of Tristate.....	3-12
2.14.5	Multiple Input NOR Gate	2-27	3.5.2	Tristate Buffers	3-12
2.14.6	Universality of NOR Gate	2-27	3.5.3	Applications of Tristate Buffers (Bus Organization)	3-12
2.14.7	Solved Examples	2-28	3.5.4	A TRI-STATE Inverter	3-13
	• Review Questions.....	2-30	3.6	Standard TTL Characteristics	3-14
			3.7	Advantages and Disadvantages of TTL	3-14
			3.7.1	Advantages of TTL	3-14
			3.7.2	Disadvantages of TTL	3-15
			3.8	MOS - Logic Family	3-15
			3.9	CMOS Logic	3-15
			3.9.1	CMOS Inverter	3-15

Module 1

Chapter 3 : Logic Families	3-1 to 3-24
-----------------------------------	--------------------

Syllabus : Specifications of digital IC, Logic families : TTL, CMOS logic families, Comparison of TTL and CMOS, Interfacing of TTL and CMOS, Tri-state logic.
--

3.1	Introduction	3-2
3.2	Classification of Logic Families	3-2

3.9.2	CMOS NOR Gate	3-16	4.3.2	Product of the Sums Form (POS)	4-4
3.9.3	CMOS NAND Gate	3-17	4.3.3	Standard or Canonical SOP and POS Forms	4-4
3.9.4	CMOS Series	3-19	4.3.4	Conversion of a Logic Expression to Standard SOP or POS Form	4-5
3.10	CMOS Characteristics	3-19	4.4	Concepts of Minterm and Maxterm	4-6
3.10.1	Advantages of CMOS	3-19	4.4.1	How are the Minterm and Maxterm of Table Obtained ?	4-7
3.10.2	Disadvantages of CMOS	3-19	4.4.2	Representation of Logical Expressions using Minterms and Maxterms	4-7
3.11	Interfacing	3-19	4.4.3	Writing SOP and POS Forms for a Given Truth Table	4-8
3.11.1	TTL to CMOS Interfacing	3-20	4.4.4	To Write Standard SOP Expression for a Given Truth Table	4-8
3.11.2	TTL Driving High Voltage CMOS	3-20	4.4.5	To Write a Standard POS Expression for a Given Truth Table	4-8
3.11.3	Interfacing using Level-Shifter (TTL to High Voltage CMOS)	3-21	4.4.6	Conversion From SOP to POS and Vice Versa	4-8
3.11.4	CMOS to TTL Interface	3-21	4.5	Simplification Techniques for Boolean Expressions	4-10
3.11.5	CMOS Driving TTL in the HIGH State	3-22	4.5.1	Algebraic Simplification	4-10
3.11.6	CMOS Driving TTL in the LOW State	3-22	4.5.2	Disadvantages of Algebraic Method of Simplification	4-10
3.11.7	High Voltage CMOS Driving TTL	3-22	4.6	Karnaugh-Map Simplification	4-10
3.12	Comparison of CMOS and TTL	3-23	4.6.1	K-map Structure	4-11
	• Review Questions.....	3-23	4.6.2	K-map Boxes and Associated Product Terms	4-11

Module 2

Chapter 4 : Simplification Techniques 4-1 to 4-32

Syllabus : Design and simplification of logic functions :
K-map representation, simplification of logic functions using
K-map (upto 4 variables), Minterm, maxterm, SOP and POS
implementation, realization of logic function using universal
gates.

4.1	System or Circuit	4-2	4.7	Simplification of Boolean Expressions using K-map	4-14
4.1.1	Digital Systems	4-2	4.7.1	How does Simplification Take Place ?	4-14
4.2	Introduction to Combinational Circuits	4-2	4.7.2	Way of Grouping (Pairs, Quads and Octets)	4-14
4.2.1	Combinational Circuit Design	4-3			
4.2.2	Methods to Simplify the Boolean Functions	4-3			
4.3	SOP and POS Representations for Logic Expressions	4-4			
4.3.1	Sum-of-Products (SOP) Form	4-4			



5.9	Multiplexer Tree / Cascading of Multiplexer	5-26	5.17	Parity Generators / Checkers	5-46
5.10	Use of Multiplexers in Combinational Logic Design	5-27	5.17.1	Parity Generator	5-47
5.10.1	Implementation of a Logical Expression in the Standard SOP Form	5-28	5.17.2	Parity Checker	5-48
5.10.2	Use of 8 : 1 MUX to Realize a 4 Variable Function	5-30	5.18	Design of BCD to 7 Segment Display	5-49
5.10.3	Implementation of a Logical Expression in the Non-standard SOP Form	5-32	5.18.1	Seven Segment LED Display	5-49
5.10.4	Implementing a Standard POS Expression using Multiplexer	5-32	5.18.2	Types of Seven Segment Displays	5-50
5.10.5	Implementation of Boolean SOP Expression with Don't Care Conditions	5-33	5.18.3	Common Anode Display	5-50
5.11	Demultiplexers	5-37	5.18.4	Common Cathode Display	5-50
5.11.1	Demultiplexer Principle	5-37	5.18.5	Use of a Decoder for Driving the Seven Segment Display	5-50
5.12	Types of Demultiplexers	5-38	5.18.6	BCD to Seven Segment Display Driver (Common Anode Display)	5-51
5.12.1	1 : 2 Demultiplexer	5-38		• Review Questions	5-52
5.12.2	1 : 4 Demultiplexer	5-39	Module 3		
5.12.3	1 : 8 Demultiplexer	5-40	<hr/>		
5.13	Demultiplexer Tree	5-40	Chapter 6 : Flip Flops 6-1 to 6-30		
5.13.1	Comparison of Multiplexer and Demultiplexer	5-41	Syllabus : Sequential logic circuits : Comparison of combinational and sequential circuit, Flip-flops -SR, JK, T, D, Master slave JK.		
5.13.2	Use of DEMUX in Combinational Logic Design	5-41	6.1	Introduction	6-2
5.14	Encoders	5-43	6.1.1	Clock Signal	6-2
5.14.1	Types of Encoders	5-43	6.1.2	Comparison of Combinational and Sequential Circuits	6-2
5.15	Priority Encoder	5-43	6.1.3	1-Bit Memory Cell (Basic Bistable Element)	6-3
5.15.1	Priority Encoders in the IC Form	5-44	6.1.4	Latch	6-3
5.16	Decoder	5-44	6.2	S-R Latch using NOR Gates	6-4
5.16.1	2 to 4 Line Decoder	5-44	6.2.1	Operation of S-R Latch	6-4
5.16.2	Difference between Decoder and Demultiplexer	5-45	6.2.2	Symbol and Truth Table of S-R Latch	6-5
5.16.3	Demultiplexer as Decoder	5-45	6.2.3	Characteristic Equation	6-6
5.16.4	3 to 8 Line Decoder	5-46	6.2.4	S-R Latch using NAND Gates	6-6
			6.3	Triggering Methods	6-7
			6.3.1	Concept of Level Triggering	6-7
			6.3.2	Types of Level Triggered Flip-flops	6-8



6.3.3	Concept of Edge Triggering	6-8	6.12	Master Slave (MS) JK Flip Flop	6-20
6.3.4	Types of Edge Triggered Flip Flops	6-8	6.13	Preset and Clear Inputs	6-22
6.4	Gated Latches (Level Triggered SR Flip Flop)	6-8	6.13.1	Applications of JK Flip Flop	6-22
6.4.1	Types of Level Triggered (Clocked) Flip Flops	6-9	6.14	Various Representations of Flip Flops	6-22
6.5	The Gated S-R Latch (Level Triggered S-R Flip Flop)	6-9	6.14.1	Characteristic Equations	6-22
6.5.1	Positive Level Triggered SR Flip-flop	6-9	6.15	Excitation Table of Flip-Flop	6-22
6.5.2	Disadvantage of S-R latch	6-10	6.15.1	Excitation Table of SR Flip Flops	6-22
6.5.3	Application of S-R latch	6-10	6.15.2	Excitation Table of D Flip Flop	6-23
6.6	The Gated D Latch (Clocked D Flip Flop)	6-10	6.15.3	Excitation Table of JK Flip Flop	6-23
6.7	Gated JK Latch (Level Triggered JK Flip Flop)	6-11	6.15.4	Excitation Table of T Flip Flop	6-23
6.7.1	Race Around Condition in JK Latch	6-11	6.16	Conversion of Flip Flops	6-24
6.7.2	Difference between Latch and Flip-flop	6-12	6.16.1	Conversion from S-R Flip Flop to D Flip Flop	6-24
6.8	Edge Triggered Flip Flops	6-12	6.16.2	Conversion of JK FF to T FF	6-25
6.8.1	Positive Edge Triggered S-R Flip Flop	6-13	6.16.3	SR Flip Flop to T Flip Flop	6-25
6.8.2	Negative Edge Triggered S - R Flip Flop	6-14	6.16.4	SR Flip Flop to JK Flip Flop	6-26
6.9	Edge Triggered D Flip Flop	6-14	6.16.5	Conversion of D Flip Flop to T Flip Flop	6-26
6.9.1	Positive Edge Triggered D Flip Flop	6-14	6.16.6	T Flip Flop to D Flip Flop Conversion	6-27
6.9.2	Negative Edge Triggered D Flip Flop	6-15	6.16.7	JK Flip Flop to D Flip Flop Conversion	6-27
6.9.3	Applications of D Flipflop	6-16	6.16.8	JK Flip Flop to SR Flip Flop Conversion	6-27
6.10	Edge Triggered J-K Flip Flop	6-16	6.16.9	D FF to SR FF Conversion	6-28
6.10.1	Positive Edge Triggered JK Flip Flop	6-16	6.16.10	T FF to SR FF Conversion	6-28
6.10.2	Characteristic Equation of JK Flip Flop	6-17	6.16.11	Conversion from D FF to JK FF	6-29
6.10.3	How does an Edge Triggered JK FF Avoid Race Around Condition ?	6-18	6.17	Applications of Flip Flops	6-29
6.10.4	Negative Edge Triggered JK Flip-Flop	6-18		• Review Questions	6-29
6.11	Toggle Flip Flop (T Flip Flop)	6-18			
6.11.1	Positive Edge Triggered T-FF	6-18			
6.11.2	Negative Edge Triggered T Flip Flop	6-19			
6.11.3	Application of T F/F	6-20			

Module 3

Chapter 7 : Counters
7-1 to 7-26

Syllabus : Counters-modulus of counter, Design of synchronous, Asynchronous counters, Ripple Up / Down counter, Applications of counters.



7.1	Introduction	7-2	7.10	Advantages of Synchronous Counter	7-25	
	7.1.1	Types of Counters	7-2	7.10.1	Comparison of Synchronous and Asynchronous Counters	7-26
	7.1.2	Classification of Counters	7-2	7.11	Applications of Counters	7-26
7.2	Asynchronous / Ripple Up Counters	7-2		• Review Questions	7-26	
	7.2.1	Two Bit Asynchronous Up Counter using JK Flip-Flops	7-4	Module 3		
	7.2.2	3 Bit Asynchronous Up Counter	7-4	Chapter 8 : Shift Registers 8-1 to 8-14		
	7.2.3	4 Bit Asynchronous up Counter	7-5	Syllabus : Shift registers - Right and left shift registers, Serial to parallel converter, Parallel to serial converter, Ring counter.		
	7.2.4	State Diagram of a Counter	7-6	8.1	Introduction	8-2
7.3	Asynchronous Down Counters	7-6	8.2	Data Formats	8-2	
	7.3.1	3-Bit Asynchronous Down Counter	7-6	8.3	Classification of Registers	8-2
7.4	UP / DOWN Counters	7-7	8.4	Buffer Registers	8-2	
	7.4.1	UP / DOWN Ripple Counters	7-8	8.5	Shift Registers	8-3
	7.4.2	3-bit and 4-bit Up Down Ripple Counters	7-8	8.5.1	Serial Input Serial Output (Shift Left Mode)	8-4
7.5	Modulus of the Counter (MOD-N Counter)	7-9	8.5.2	Serial In Serial Out (Shift Right Mode)	8-5	
	7.5.1	Frequency Division in Asynchronous Counters	7-10	8.5.3	Applications of Serial Operation	8-6
7.6	Decade (BCD) Ripple Counter	7-10	8.6	Serial In Parallel Out (SIPO)	8-7	
	7.6.1	Disadvantages of Ripple Counters	7-11	8.7	Parallel In Serial Out Mode (PISO)	8-8
	7.6.2	Design of Asynchronous MOD Counters	7-12	8.8	Parallel In Parallel Out (PIPO)	8-8
7.7	Synchronous Counters	7-15	8.9	Universal Shift Register	8-9	
	7.7.1	2-Bit Synchronous up Counter	7-15	8.9.1	Universal Shift Register using Multiplexers and D-flip flops	8-9
	7.7.2	3-Bit Synchronous Binary up Counter	7-16	8.10	Applications of Shift Registers	8-10
	7.7.3	Design of the 3 Bit Synchronous Counter	7-17	8.10.1	Serial to Parallel Converter	8-10
	7.7.4	Four Bit Synchronous Up Counter	7-19	8.10.2	Parallel to Serial Converter	8-10
7.8	Modulo – N Synchronous Counters	7-20	8.11	Ring Counter	8-11	
	7.8.1	Synchronous Decade Counter	7-20	8.12	Johnson's Counter (Twisted / Switch Tail Ring Counter)	8-12
7.9	UP / DOWN Synchronous Counter	7-25		• Review Questions	8-13	
	7.9.1	3-bit Up/Down Synchronous Counter	7-25			

Module 4

Chapter 9 : A/D and D/A Converters 9-1 to 9-30

Syllabus : Digital to analog converter : Weighed resistor converter, R-2R ladder D/A converter, Examples of D/A converter ICs, Analog to digital converter : Sample and hold circuit, Quantization and encoding, Successive approximation A/D converter, Dual slope A/D converter, Voltage to frequency and voltage to time conversion, Specifications of A/D converters, Examples of A/D converter ICs.

<p>9.1 Introduction to Signal Converters 9-2</p> <p>9.2 Types of Data Converters 9-2</p> <p>9.3 Variable Resistor Networks 9-2</p> <p> 9.3.1 Binary Equivalent Weight (B.E.W.) 9-2</p> <p>9.4 Resistive Dividers 9-4</p> <p> 9.4.1 Binary Weighted Resistor Network 9-4</p> <p> 9.4.2 Full Scale Output V_{FS} 9-4</p> <p>9.5 D/A Converters 9-5</p> <p> 9.5.1 Circuit Symbol 9-5</p> <p> 9.5.2 Digital to Analog (D to A) Conversion 9-5</p> <p> 9.5.3 Types of D to A Converters 9-5</p> <p>9.6 Binary Weighted Resistor DAC 9-5</p> <p> 9.6.1 Output Voltage Waveform of a 3-Bit DAC 9-6</p> <p> 9.6.2 Important Points about Weighted Resistor DAC 9-7</p> <p> 9.6.3 Disadvantages of Weighted Resistor DAC 9-7</p> <p> 9.6.4 Advantages of Weighted Resistor DAC .. 9-7</p> <p>9.7 Binary Ladder (R-2R Ladder Network) 9- 7</p> <p> 9.7.1 Analysis of R-2R Network 9-8</p> <p> 9.7.2 R-2R Ladder DAC 9-9</p> <p> 9.7.3 Advantages of R/2R Ladder DACs 9-10</p> <p> 9.7.4 Comparison of DACs 9-10</p>	<p>9.8 Specifications of DAC 9-11</p> <p> 9.8.1 Resolution 9-11</p> <p> 9.8.2 Accuracy 9-11</p> <p> 9.8.3 Linearity 9-11</p> <p> 9.8.4 Temperature Sensitivity 9-11</p> <p> 9.8.5 Settling Time 9-12</p> <p> 9.8.6 Speed 9-12</p> <p> 9.8.7 Long Term Drift 9-12</p> <p> 9.8.8 Supply Rejection 9-12</p> <p> 9.8.9 Monotonicity 9-12</p> <p> 9.8.10 Input-Output Equation 9-12</p> <p>9.9 Examples of D to A Converter ICs 9-13</p> <p> 9.9.1 Monolithic DAC MC1408 L 9-13</p> <p> 9.9.2 DAC with Unipolar Output 9-13</p> <p> 9.9.3 Hybrid D/A Converter 9-14</p> <p>9.10 Monolithic IC DAC 0808 9-14</p> <p> 9.10.1 Typical Connection Diagram 9-14</p> <p>9.11 Applications of D/A Converters 9-15</p> <p> 9.11.1 Solved Examples on DAC 9-15</p> <p>9.12 Sample and Hold Circuit 9-16</p> <p> 9.12.1 Basic Sample and Hold Circuit 9-16</p> <p> 9.12.2 Sample and Hold Circuit using OP-AMP 9-17</p> <p> 9.12.3 Quantization and Encoding 9-17</p> <p>9.13 Analog to Digital Converters (ADC) 9-18</p> <p> 9.13.1 Types of A to D Converters 9-19</p> <p>9.14 Successive Approximation ADC (SA - ADC) 9-19</p> <p> 9.14.1 Advantages 9-21</p> <p> 9.14.2 Disadvantages 9-21</p> <p> 9.14.3 Applications 9-21</p> <p>9.15 Integrating Type ADCs 9-21</p> <p>9.16 Dual Slope Integrator ADC 9-21</p>
--	--

9.16.1 Advantages of Dual Slope ADC9-22

9.16.2 Disadvantage of Dual Slope ADC9-23

9.17 Comparison of A/D Converters9-23

9.18 ADC Selection9-23

9.19 ADC Specifications9-24

9.19.1 Resolution9-25

9.19.2 Conversion Time9-25

9.19.3 Quantization Error9-25

9.20 Monolithic IC ADC 08099-25

9.20.1 Pin Configuration of ADC 08099-26

9.20.2 Typical Connection Diagram of ADC 08099-27

9.21 ADC Applications9-27

9.21.1 Solved Examples9-28

• **Review Questions..... 9-29**

Module 5

Chapter 10 : Semiconductor Memories 10-1 to 10-28

Syllabus : Classification and characteristics of memories, Memory organization and operation, Expanding memory size - Memory mapping and address decoding, Sequential memory, Read only memory (ROM), Read and write memory (RAM), Content addressable memory (CAM), Commonly used memory chips.

10.1 Introduction10-2

10.1.1 Advantages of Semiconductor Memory10-2

10.2 Memory Organization and Operation10-2

10.2.1 Memory Size10-2

10.2.2 Block Diagram of a Memory Device10-2

10.3 Classification and Characteristics of Memories10-4

10.3.1 Important Characteristics of Memory10-4

10.4 Classification Based on Principle of Operation10-4

10.4.1 Sequential Memories10-4

10.4.2 Random Access Memory (RWM or RAM)10-5

10.4.3 Read Only Memories (ROM)10-5

10.4.4 Types of ROMs10-6

10.4.5 Content Accessible Memories (CAM)10-7

10.5 Classification Based on Physical Characteristics10-7

10.5.1 Erasable or Non-erasable Memories10-7

10.5.2 Ultraviolet Erasable Programmable ROM (EPROM)10-7

10.5.3 EEPROM (E² PROM)10-8

10.5.4 Comparison of EPROM and EEPROM10-8

10.5.5 Volatile or Non-volatile Memories10-8

10.6 Classification Based on Mode of Access10-9

10.6.1 Sequential Access10-9

10.6.2 Random Access10-9

10.7 Classification Based on Fabrication Technology10-9

10.8 Internal Organization of Memory10-9

10.8.1 Write Operation10-9

10.8.2 Timing Characteristics of the Write Cycle10-10

10.8.3 Read Operation10-11

10.8.4 Timing Characteristics of Read Cycle10-11

10.9 Memory Decoding10-12

10.9.1 Logical Construction of a 4 × 4 RAM10-13

10.9.2 Coincident Decoding10-14

10.10 Expanding Memory Size10-15

10.10.1 Expanding the Word Size10-15

10.10.2 Expanding Word Capacity10-15

10.11 Read Only Memory (ROM)10-17

10.11.1 Application of ROM10-17

10.11.2 ROM Manufacturing10-18

10.11.3 ROM Organization10-18

10.11.4 Use of Other Devices in Place of Diodes 10-19

10.12 Random Access Memory (RAM) 10-19

10.13 Static RAM (SRAM) 10-20

10.13.1 TTL RAM Cell 10-20

10.13.2 MOS Static RAM Cell 10-21

10.13.3 Dynamic RAM (DRAM) 10-21

10.13.4 Dynamic MOS RAM Cell 10-22

10.13.5 Comparison of SRAM and DRAM 10-23

10.13.6 Comparison of RAM and ROM 10-23

10.14 NVRAM 10-23

10.15 Flash Memory 10-24

10.15.1 Comparison of EPROM and FLASH Memory 10-24

10.16 Content Accessible Memories (CAM) 10-24

10.17 Study of Memory ICs 10-26

10.17.1 IC 7481 (16 bit bipolar RAM) 10-26

10.17.2 IC 2716 16 K bit UV EEPROM 10-26

10.17.3 IC 6116 CMOS Static RAM 16K 10-27

• **Review Questions..... 10-27**

Module 6

Chapter 11 : Programmable Logic Devices
11-1 to 11-22

Syllabus : ROM as a programmable logic device, Programmable logic array, Programmable array logic, Complex Programmable Logic Devices (CPLDs), Field Programmable Gate Array (FPGA).

11.1 Introduction to PLDs 11-2

11.1.1 Advantages of PLDs 11-2

11.1.2 Types of PLDs 11-2

11.2 ROM used as PLD 11-2

11.2.1 Types of ROMs 11-3

11.2.2 Internal Logic of a ROM 11-3

11.2.3 Implementation of a Combinational Circuit (Generating the Boolean Function) 11-5

11.2.4 Advantages of ROM as PLD 11-7

11.2.5 Disadvantages of ROM as PLD 11-7

11.3 Programmable Logic Array (PLA) 11-7

11.3.1 The Programming Procedure for PLA 11-8

11.3.2 Expansion of PLA Capacity 11-9

11.3.3 Application Areas of PLA 11-9

11.3.4 Designing of Combinational Circuit using PLA 11-9

11.3.5 How to Specify the Size of a PLA ?..... 11-10

11.4 Programmable Array Logic (PAL) 11-14

11.4.1 Solved Examples on PAL 11-15

11.4.2 Types of PAL Devices 11-17

11.4.3 Registered PALs 11-17

11.4.4 Configurable PAL 11-17

11.4.5 Comparison of PROM, PLA and PAL 11-17

11.5 Complex Programmable Logic Devices (CPLDs) 11-18

11.6 Field Programmable Gate Array (FPGA) 11-19

11.6.1 Comparison of CPLD and FPGA 11-20

11.7 Characteristics of Various PLDs 11-20

• **Review Questions 11-20**

